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(57) ABSTRACT 
The present invention describes a receiver assembly for 
receiving an analog signal and converting the analog signal to 
a digital signal. The receiver assembly is, preferably, capable 
of receiving a signal operating at approximately 60 GHz. The 
receiver assembly includes a filter, a down converter, a 
demodulator, a latch, a FIFO, and a logic circuit. A method of 
converting the 60 GHz analog signal to a digital signal is also 
described. 
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1 
RECEIVER ASSEMBLY AND METHOD FOR 
MULTI-GIGABIT WIRELESS SYSTEMS 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
2 
BRIEF SUMMARY OF THE INVENTION 
The present invention is a receiver assembly. The receiver 
assembly comprises an N-array antenna assembly having a 
plurality of antennas, wherein the plurality of antennas are 
adapted to operate at a bandwidth of approximately 60 GHz; 
a plurality of amplifiers in communication with each antenna 
of the plurality of antennas of the N-array antenna assembly 
for amplifying a signal received by each antenna; a down 
This application claims the benefit of U.S. Provisional 
Application Nos. 60/666,839 and 60/666,840, both filed 31 
Mar. 2005, and U.S. Provisional Application Nos. 60/667, 
287, 60/667,312, 60/667,313, 60/667,375, 60/667,443, and 
60/667,458, collectively filed 1 Apr. 2005, the entire contents 
and substance of which are hereby incorporated by reference. 
BACKGROUND OF THE INVENTION 
10 converter for performing frequency conversion of a amplifier 
signal being emitted by each amplifier of the plurality of 
amplifiers; a demodulator adapted to recover data and recover 
clock signals; a latch for realigning clock signals, wherein the 
latch is based on a bit rate of a clock signal; a first-in/first-out 
1. Field of the Invention 
The present invention relates to communication networks 
and, more particularly, to architecture for a high-speed, high-
frequency wireless system. 
15 circuit for organizing and recovering the clock signal; and a 
logic circuit for correlating known sequences to correct errors 
in the signal. 
The logic circuit can emit a digital signal, wherein the 
receiver assembly receives the analog signal and converts the 
2. Description of Related Art 
As the world becomes more reliant on electronic devices, 
and portable devices, the desire for faster and more conve-
nient devices has increased. Accordingly, producers of such 
devices strive to create faster, easier to use, and more cost-
effective devices to serve the needs of consumers. 
20 analog signal to the digital signal. The plurality of filters can 
be low noise amplifiers. The first-in/first out circuit can 
include serializer/deserializer (SERDES) architecture. The 
receiver assembly can further comprise a clocking device. 
Each antenna of the plurality of antennas can provide 
Indeed, the demand for ultra-high data rate wireless com-
munication has increased, in particular due to the emergence 
25 approximately 10 dBi of gain, an azimuth 3 dB beam-width of 
approximately 60 degrees, and an elevation 3 dB beam-width 
in a range of approximately 30 to 35 degrees, which can 
produce an unexpected result at the preferred operating fre-
of many new multimedia applications. Due to some limita-
tions in these high data rates, the need for ultra-high speed 
30 personal area networking (PAN) and point-to-point or point-
to-multipoint data links becomes vital. 
Conventional wireless local area networks (WLAN), e.g., 
802.lla, 802.1 lb, and 802.1 lg standards, are limited, in the 
best case, to a data rate of only 54 Mb/s. Other high speed 35 
wireless communications, such as ultra wide band (UWB) 
and multiple-input/multiple-output (MIMO) systems can 
extend the data rate to approximately 100 Mb/s. 
To push through the gigabit per second (Gb/s) spectrum, 
either spectrum efficiency or the available bandwidth must be 40 
increased. Consequently, recent development of technologies 
and systems operating at the millimeter-wave (MMW) fre-
quencies increases with this demand for more speed. 
Fortunately, governments have made available several 
GHz (gigahertz) bandwidth unlicensed Instrumentation, Sci- 45 
entific, and Medical (ISM) bands in the 60 GHz spectrum. For 
instance, the United States, through its Federal Communica-
tions Commission (FCC), allocated 59-64 GHz for unli-
censed applications in the United States. Likewise, Japan 
allocated 59-66 GHz for high speed data communications. 50 
Also, Europe allocated 59-62, 62-63, and 65-66 GHz for 
mobile broadband and WLAN communications. The avail-
ability of frequencies in this spectrum presents an opportunity 
for ultra-high speed short-range wireless communications. 
Converting a signal from analog to digital at such high 55 
frequencies and at such high speeds is currently not cost 
effective. Also, line of sight is required to transmit at such 
frequencies and speed, so an obstruction in the wireless com-
munication can slow, or even stop, transmission of commu-
nication. 60 
What is needed, therefore, is an assembly for ultra-high 
frequencies (approximately 60 GHz) and ultra-high speeds 
(approximately 10 Gb/s) to convert from an analog signal to 
a digital signal that is low cost. Furthermore, a device adapted 
to operate when an obstruction, or severe shadowing, occurs 65 
is needed. It is to such a device that the present invention is 
primarily detected. 
quency. 
Each antenna of the plurality of antennas can include a 
different orientation. 
The N-array antenna assembly can provide a sectored cov-
erage of approximately 60 degrees in an azimuth plane. The 
N-array antenna assembly can further provide a sectored 
coverage of approximately 180 degrees in an elevation plane. 
The present invention also discloses a method. The method 
of converting an analog signal to a digital signal, wherein the 
analog signal has a bandwidth of approximately 60 GHz, the 
method comprising: receiving the analog signal operating at 
approximately 60 GHz with a plurality of antennas; feeding 
the analog signal received from the plurality of antennas to a 
filter; filtering the analog signal to create a cleaned signal; 
converting the frequency of the cleaned signal by down con-
verting the cleaned signal; demodulating the signal; synchro-
nizing the signal; and correlating the signal to known 
sequences. 
Synchronizing the signal can include delaying the signal 
by delaying the signal with another signal. 
These and other objects, features and advantages of the 
present invention will become more apparent upon reading 
the following specification in conjunction with the accompa-
nying drawing figures. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG.1 illustrates a block diagram of a receiver assembly, in 
accordance with a preferred embodiment of the present 
invention. 
DETAILED DESCRIPTION OF THE INVENTION 
To facilitate an understanding of the principles and features 
of the invention, it is explained hereinafter with reference to 
its implementation in an illustrative embodiment. In particu-
lar, the invention is described in the context of being a wire-
less receiver assembly for operation at ultra-high frequencies 
and ultra-high data communication speeds. 
US 7,593,704 B2 
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The materials described as making up the various elements 
of the invention are intended to be illustrative and not restric-
tive. Many suitable materials that would perform the same or 
a similar function as the materials described herein are 
intended to be embraced within the scope of the invention. 
Such other materials not described herein can include, but are 
not limited to, for example, materials that are developed after 
the time of the development of the invention. 
The present invention is a receiver assembly 100. The 
receiver assembly 100 comprises an N-array antenna assem-
bly 110, a down converter 120, a demodulator 130, a latch 
140, a first-in/first-out circuit (FIFO) 150, and logic 160. The 
receiver assembly 100 obtains an analog signal from the air. 
The analog signal, as it is fed through the receive assembly 
100, is converted to a digital signal. Accomplishing this ana-
log to digital conversion is not an easy task at high frequencies 
and high data speeds. 
The present invention is implemented with the combina-
tion of three over-arching concepts-antenna diversity, selec-
tion diversity (SD), and maximum ration combining (MRC). 
The present invention, preferably, operates at approximately 
60 GHz, i.e., 54 to 66 GHz, and at approximately 10 Gb/s. 
The N-array antenna assembly 110 includes N (number) 
fan beam series array antenna 112. That is, the N-array 
antenna assembly 110 includes a plurality ofantennas 112. As 
illustrated in FIG. 1, there are 5 array antennas 112; one 
skilled in the art would recognize that many antennas 112 can 
be implemented. Each antenna 112 can be designed to pro-
vide approximately 10 dBi of gain, an azimuth (i.e., H-plane) 
of approximately 3 dB having a beam-width of approxi-
mately 60 degrees, and an elevation (i.e., E-plane) of approxi-
mately 3 dB having a beam-width of approximately 30 to 35 
degrees, the combination of which can present unexpected 
results. Preferably, the selected N fan beam antennas 112 for 
the receiver assembly 100 are different from one another, 
wherein, for instance, the antennas 112 have different gain, 
radiation patterns, shapes, sizes, and other differing charac-
teristics between the antennas 112. 
4 
The amplifier 114 can emit a signal 117. The signal 117 
emitted from the amplifier 114 can then be fed into a down 
converter 120. The down converter 120 can be adapted to 
perform frequency conversion to a lower frequency band. 
The down converter 120 can emit a signal 125. The signal 
125 emitted from the down converter 120 is, preferably, fed 
next into a demodulator 130. The demodulator 130 can con-
vert the signal 125 from the down converter 120 to a baseband 
signal. Indeed, the demodulator 130 is adapted to recover the 
10 signal 125 and further recover data from the signal 125, thus 
improving the signal 125, by preferred analog techniques. 
In a preferred embodiment, the demodulator 130 includes 
clock-recovery technology 132 and data-recovery technol-
ogy 134. The clock-recovery 132 and data-recovery 134 are 
15 applied to the signal 125 emitting from the down converter 
120. The application of the clock-recovery 132 and data-
recovery 134 can create streams of bits that can be synchro-
nized with latch functionality. 
These streams of bits, or signal 135, are inserted next into 
20 a latch 140. The latch 140 can realign the signal 135, which is 
dependent on the bit rate. A delay in the signal patch can be 
realigned in the latch 140. The latch 140 can take the signal 
135 and hold it for a predetermined time in order to align it 
from another signal 13 7 from the demodulator 130, which can 
25 be received and fed from a different antenna through the 
receiver assembly, but can lag (time) a little behind the signal 
135. The realignment is also dependent on the bit rate. 
These streams of bits, collectively signal 145, are fed into 
the FIFO (first-in/first-out) 150. The FIFO 150 can use SER-
30 DES (serializer/deserializer) architecture. The SERDES can 
covert the signal 145 from/to a serial data stream and a par-
allel data stream. 
The signal 155 from the FIFO 150 can be then fed into a 
logic circuit 160. The logic 160 can include coding to corre-
35 late known sequences of bits. The logic 160 can, preferably, 
include error detection 162 and error correction algorithms 
164. Specifically, error detection 162 coding within the logic 
160 can correlate streams of data. Moreover, a maximum 
The antennas 112 can be designed, further, to have differ- 40 
ent elevation beam orientations. The association of the differ-
ratio, which can combine and take different input signals to 
correlate and assign weights, or preferences, of the signals. 
An analog signal to noise ratio 166 can be used to enables 
ent N antennas 112 can cover approximately 60 degrees in the 
azimuth plane, and approximately 180 degrees in the eleva-
tion plane. For instance, the N-array antenna assembly 110 
includes three (3) antennas 112, the antennas 112 can cover 
approximately 180 in at least 2 planes. The antenna 112 can 
be designed to receive an analog signal 105, preferably oper-
ating at approximately 60 GHz. 
Due to the direction pointed, each antenna 112 is less 
sensitive to a multi-path effect. Additionally, due to different 
beam orientations of the antenna 112, each antenna 112 can 
receive, preferably, a line of sight signal, or, alternatively, a 
reflected signal (for instance, from a wireless repeater). The 
arrangement of the antennas 112, as well as the plurality of 
antennas 112, of the N-array antenna assembly 110 can 
enable a variety of angles, wherein enabling the receiver 
assembly 100 to receive a number of different signals, or the 
same signal, at different strengths. 
determining the weight of the signal. 
The signal 165 emitted from the logic 160 is a digital 
signal. The analog signal 105 received by one or more anten-
45 nas, as the signal runs through the receiver assembly, is con-
verted to a digital signal. 
While the invention has been disclosed in its preferred 
forms, it will be apparent to those skilled in the art that many 
modifications, additions, and deletions can be made therein 
50 without departing from the spirit and scope of the invention 
and its equivalents, as set forth in the following claims. 
What is claimed is: 
1. A method of converting an analog signal to a digital 
signal, wherein the analog signal has a frequency of approxi-
55 mately 60 GHz, the method comprising: 
receiving at least two analog signals operating at approxi-
mately 60 GHz with a plurality of antennas; 
Each antenna 112 is connected to an amplifier 114. Pref-
erably, the amplifier 114 is a low noise amplifier (LNA). As a 60 
signal 115 from each antenna 112 is transmitted through the 
antenna 112, the selection diversity concept can be applied to 
select antennas 112 that exhibit, or provide, the highest sig-
nal-to-noise ratio (SNR). That is, the selection diversity for-
mat enables the best signal to be calculated. The antenna 112 65 
that provides the best signal has that signal secured, while 
weaker signals are eliminated. 
processing the at least two analog signals in parallel; 
feeding a first analog signal received from the plurality of 
antennas to a first amplifier; 
feeding a second analog signal received from the plurality 
of antennas to a second amplifier; 
amplifying the first and second analog signals to create a 
first cleaned signal and a second cleaned signal; 
converting the frequency of the first and second cleaned 
signals by down converting the first and second cleaned 
signals; 
US 7,593,704 B2 
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demodulating a first down converted signal for clock signal 
and data signal recovery; 
demodulating a second down converted signal for clock 
signal and data signal recovery; 
synchronizing in parallel the demodulated signals; 
correlating the demodulated signals to known sequences 
for alignment; and 
outputting a combined digital signal. 
2. The method of claim 1, wherein the combined digital 
signal is subjected to error detection and error correction prior 10 
to output. 
3. A receiver assembly comprising: 
an N-array antenna assembly comprising a plurality of 
antennas, wherein the plurality of antennas are adapted 
to receive an analog signal at a frequency of approxi- 15 
mately 60 GHz; 
a first amplifier adapted to receive a first analog signal from 
a first antenna of the plurality of antennas, amplify the 
first analog signal, and output a first amplified signal; 
a second amplifier adapted to receive a second analog 20 
signal from a second antenna of the plurality of anten-
nas, amplify the second analog signal, and output a 
second amplified signal; 
a first down converter for performing a frequency conver-
sion on the first amplified signal and outputting a first 25 
down converted signal; 
a second down converter for performing a frequency con-
version on the second amplified signal and outputting a 
second down converted signal; 
a first demodulator adapted to recover and output a first 30 
data signal and a first clock signal from the first down 
converted signal; 
a second demodulator adapted to recover and output a 
second data signal and a second clock signal from the 
second down converted signal; 
a latch adapted to synchronize in parallel the first and 
second data signals and the first and second clock sig-
nals; 
a FIFO adapted to align the first data signal and the second 
data signal; and 
a logic circuit adapted to correlate the first and second data 
signals to each other, combine the first data signal and 
the second data signal from the FIFO, detect and correct 
errors, and output a digital signal. 
35 
40 
4. The receiver assembly of claim 3, the logic circuit emit- 45 
ting a digital signal, and the receiver assembly receiving an 
analog signal and converting the analog signal to the digital 
signal. 
5. The receiver assembly of claim 3, the plurality of ampli-
fiers comprising low noise amplifiers. 50 
6. The receiver assembly of claim 3, the first and second 
demodulators comprising a clock and data recovery system 
for generating a clock signal to the receiver assembly. 
7. The receiver assembly of claim 3, each antenna of the 
55 plurality of antennas providing approximately 10 dBi of gain, 
an azimuth 3 dB beam-width of approximately 60 degrees, 
and an elevation 3 dB beam-width ina range of approximately 
30 to 35 degrees. 
6 
8. The receiver assembly of claim 3, each antenna of the 
plurality of antennas including a different orientation. 
9. The receiver assembly of claim 3, the N-array antenna 
assembly providing a sectored coverage of approximately 60 
degrees in an azimuth plane. 
10. The receiver assembly of claim 8, the N-array antenna 
assembly providing a sectored coverage of approximately 
180 degrees in an elevation plane. 
11. A receiver assembly comprising: 
a first antenna of an N-array antenna assembly adapted to 
receive a first portion of an analog signal at a frequency 
of approximately 60 GHz and provide a first signal; 
a second antenna of the N-array antenna assembly adapted 
to receive a second portion of the analog signal at a 
frequency of approximately 60 GHz and provide a sec-
ond signal; 
a first amplifier adapted to receive the first signal, amplify 
the first signal, and output a first amplified signal; 
a second amplifier adapted to receive the second signal, 
amplify the second signal, and output a second amplified 
signal; 
a first down converter adapted to receive the first amplified 
signal, perform a frequency conversion on the first 
amplified signal, and output a first down converted sig-
nal; 
a second down converter adapted to receive the second 
amplified signal, perform a frequency conversion on the 
second amplified signal, and output a second down con-
verted signal; 
a first demodulator adapted to recover and output a first 
data signal and a first clock signal from the first down 
converted signal; 
a second demodulator adapted to recover and output a 
second data signal and a second clock signal from the 
second down converted signal; 
a latch for receiving the first data signal and first clock 
signal from the first demodulator, the second data signal 
and second clock signal from the second demodulator, 
and adapted to synchronize in parallel the demodulated 
signals; 
a FIFO for aligning the first data signal and the second data 
signal; and 
a logic circuit adapted to combine the first data signal and 
the second data signal from the FIFO and output a com-
bined digital signal. 
12. The receiver assembly of claim 11, wherein the FIFO 
aligns the first data signal and the second data signal in par-
allel. 
13. The receiver assembly of claim 11, the logic circuit 
using a signal to noise ratio to generate the desired output. 
14. The receiver assembly of claim 11, the first antenna 
having the highest signal-to-noise ratio and the second 
antenna having the second highest signal-to-noise ratio of the 
antennas in the N-array antenna assembly. 
15. The receiver assembly of claim 11, the logic circuit 
further adapted to detect and correct errors in the combined 
digital signal prior to outputting the combined digital signal. 
* * * * * 
